LLVM  8.0.1
R600FrameLowering.h
Go to the documentation of this file.
1 //===--------------------- R600FrameLowering.h ------------------*- C++ -*-===//
2 //
3 // The LLVM Compiler Infrastructure
4 //
5 // This file is distributed under the University of Illinois Open Source
6 // License. See LICENSE.TXT for details.
7 //
8 //===----------------------------------------------------------------------===//
9 
10 #ifndef LLVM_LIB_TARGET_AMDGPU_R600FRAMELOWERING_H
11 #define LLVM_LIB_TARGET_AMDGPU_R600FRAMELOWERING_H
12 
13 #include "AMDGPUFrameLowering.h"
14 
15 namespace llvm {
16 
18 public:
19  R600FrameLowering(StackDirection D, unsigned StackAl, int LAO,
20  unsigned TransAl = 1) :
21  AMDGPUFrameLowering(D, StackAl, LAO, TransAl) {}
22  ~R600FrameLowering() override;
23 
25  MachineBasicBlock &MBB) const override {}
27  MachineBasicBlock &MBB) const override {}
28  int getFrameIndexReference(const MachineFunction &MF, int FI,
29  unsigned &FrameReg) const override;
30 
31  bool hasFP(const MachineFunction &MF) const override {
32  return false;
33  }
34 };
35 
36 } // end namespace llvm
37 
38 #endif // LLVM_LIB_TARGET_AMDGPU_R600FRAMELOWERING_H
This class represents lattice values for constants.
Definition: AllocatorList.h:24
int getFrameIndexReference(const MachineFunction &MF, int FI, unsigned &FrameReg) const override
Interface to describe a layout of a stack frame on an AMDGPU target.
~R600FrameLowering() override
void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const override
bool hasFP(const MachineFunction &MF) const override
hasFP - Return true if the specified function should have a dedicated frame pointer register...
R600FrameLowering(StackDirection D, unsigned StackAl, int LAO, unsigned TransAl=1)
static GCRegistry::Add< StatepointGC > D("statepoint-example", "an example strategy for statepoint")
void emitPrologue(MachineFunction &MF, MachineBasicBlock &MBB) const override
emitProlog/emitEpilog - These methods insert prolog and epilog code into the function.
Information about the stack frame layout on the AMDGPU targets.