LLVM
8.0.1
|
#include "InstrEmitter.h"
#include "SDNodeDbgValue.h"
#include "llvm/ADT/Statistic.h"
#include "llvm/CodeGen/MachineConstantPool.h"
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/StackMaps.h"
#include "llvm/CodeGen/TargetInstrInfo.h"
#include "llvm/CodeGen/TargetLowering.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/IR/DebugInfo.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/MathExtras.h"
Go to the source code of this file.
Macros | |
#define | DEBUG_TYPE "instr-emitter" |
Functions | |
static unsigned | countOperands (SDNode *Node, unsigned NumExpUses, unsigned &NumImpUses) |
countOperands - The inputs to target nodes have any actual inputs first, followed by an optional chain operand, then an optional glue operand. More... | |
Variables | |
const unsigned | MinRCSize = 4 |
MinRCSize - Smallest register class we allow when constraining virtual registers. More... | |
#define DEBUG_TYPE "instr-emitter" |
Definition at line 34 of file InstrEmitter.cpp.
countOperands - The inputs to target nodes have any actual inputs first, followed by an optional chain operand, then an optional glue operand.
Compute the number of actual operands that will go into the resulting MachineInstr.
Also count physreg RegisterSDNode and RegisterMaskSDNode operands preceding the chain and glue. These operands may be implicit on the machine instr.
Definition at line 61 of file InstrEmitter.cpp.
Referenced by llvm::InstrEmitter::EmitDbgLabel().
MinRCSize - Smallest register class we allow when constraining virtual registers.
If satisfying all register class constraints would require using a smaller register class, emit a COPY to a new virtual register instead.
Definition at line 40 of file InstrEmitter.cpp.