LLVM  8.0.1
Public Member Functions | List of all members
llvm::HexagonRegisterInfo Class Reference

#include "Target/Hexagon/HexagonRegisterInfo.h"

Inheritance diagram for llvm::HexagonRegisterInfo:
Inheritance graph
[legend]
Collaboration diagram for llvm::HexagonRegisterInfo:
Collaboration graph
[legend]

Public Member Functions

 HexagonRegisterInfo (unsigned HwMode)
 
const MCPhysReg * getCalleeSavedRegs (const MachineFunction *MF) const override
 Code Generation virtual methods... More...
 
const uint32_t * getCallPreservedMask (const MachineFunction &MF, CallingConv::ID) const override
 
BitVector getReservedRegs (const MachineFunction &MF) const override
 
void eliminateFrameIndex (MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override
 
bool requiresRegisterScavenging (const MachineFunction &MF) const override
 Returns true since we may need scavenging for a temporary register when generating hardware loop instructions. More...
 
bool requiresFrameIndexScavenging (const MachineFunction &MF) const override
 Returns true. More...
 
bool useFPForScavengingIndex (const MachineFunction &MF) const override
 Returns true if the frame pointer is valid. More...
 
bool trackLivenessAfterRegAlloc (const MachineFunction &MF) const override
 
bool shouldCoalesce (MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &LIS) const override
 
unsigned getRARegister () const
 
unsigned getFrameRegister (const MachineFunction &MF) const override
 
unsigned getFrameRegister () const
 
unsigned getStackRegister () const
 
unsigned getHexagonSubRegIndex (const TargetRegisterClass &RC, unsigned GenIdx) const
 
const MCPhysReg * getCallerSavedRegs (const MachineFunction *MF, const TargetRegisterClass *RC) const
 
unsigned getFirstCallerSavedNonParamReg () const
 
const TargetRegisterClass * getPointerRegClass (const MachineFunction &MF, unsigned Kind=0) const override
 
bool isEHReturnCalleeSaveReg (unsigned Reg) const
 

Detailed Description

Definition at line 30 of file HexagonRegisterInfo.h.

Constructor & Destructor Documentation

◆ HexagonRegisterInfo()

HexagonRegisterInfo::HexagonRegisterInfo ( unsigned  HwMode)

Definition at line 45 of file HexagonRegisterInfo.cpp.

Member Function Documentation

◆ eliminateFrameIndex()

void HexagonRegisterInfo::eliminateFrameIndex ( MachineBasicBlock::iterator  II,
int  SPAdj,
unsigned  FIOperandNum,
RegScavenger *  RS = nullptr 
) const
override

Definition at line 181 of file HexagonRegisterInfo.cpp.

References llvm::MachineInstrBuilder::addImm(), assert(), llvm::BuildMI(), llvm::MachineOperand::ChangeToImmediate(), llvm::MachineOperand::ChangeToRegister(), llvm::MachineInstr::getDebugLoc(), llvm::MachineOperand::getImm(), llvm::MachineOperand::getIndex(), llvm::HexagonSubtarget::getInstrInfo(), llvm::MachineInstr::getOpcode(), llvm::MachineInstr::getOperand(), llvm::MachineBasicBlock::getParent(), llvm::MachineInstr::getParent(), llvm::MachineFunction::getRegInfo(), llvm::MachineFunction::getSubtarget(), MI, MRI, llvm::MachineInstr::RemoveOperand(), and llvm::MachineInstr::setDesc().

◆ getCalleeSavedRegs()

const MCPhysReg * HexagonRegisterInfo::getCalleeSavedRegs ( const MachineFunction *  MF) const
override

Code Generation virtual methods...

Definition at line 103 of file HexagonRegisterInfo.cpp.

References llvm::MachineFunction::getInfo(), and R2.

Referenced by llvm::HexagonFrameLowering::determineCalleeSaves().

◆ getCallerSavedRegs()

const MCPhysReg * HexagonRegisterInfo::getCallerSavedRegs ( const MachineFunction *  MF,
const TargetRegisterClass *  RC 
) const

Definition at line 56 of file HexagonRegisterInfo.cpp.

References llvm::dbgs(), llvm::Empty, llvm::TargetRegisterClass::getID(), llvm_unreachable, R2, R4, R6, llvm::NVPTX::PTXLdStInstCode::V2, and llvm::NVPTX::PTXLdStInstCode::V4.

Referenced by needToReserveScavengingSpillSlots().

◆ getCallPreservedMask()

const uint32_t * HexagonRegisterInfo::getCallPreservedMask ( const MachineFunction &  MF,
CallingConv::ID   
) const
override

Definition at line 125 of file HexagonRegisterInfo.cpp.

Referenced by llvm::HexagonTargetLowering::LowerCall().

◆ getFirstCallerSavedNonParamReg()

unsigned HexagonRegisterInfo::getFirstCallerSavedNonParamReg ( ) const

Definition at line 344 of file HexagonRegisterInfo.cpp.

References R6.

◆ getFrameRegister() [1/2]

unsigned HexagonRegisterInfo::getFrameRegister ( const MachineFunction &  MF) const
override

Definition at line 290 of file HexagonRegisterInfo.cpp.

References getFrameRegister(), getStackRegister(), and llvm::HexagonFrameLowering::hasFP().

Referenced by llvm::HexagonInstrInfo::expandPostRAPseudo(), and llvm::HexagonTargetLowering::LowerFRAMEADDR().

◆ getFrameRegister() [2/2]

unsigned HexagonRegisterInfo::getFrameRegister ( ) const

Definition at line 299 of file HexagonRegisterInfo.cpp.

Referenced by getFrameRegister().

◆ getHexagonSubRegIndex()

unsigned HexagonRegisterInfo::getHexagonSubRegIndex ( const TargetRegisterClass &  RC,
unsigned  GenIdx 
) const

Definition at line 309 of file HexagonRegisterInfo.cpp.

References assert(), llvm::TargetRegisterClass::getID(), llvm::TargetRegisterClass::getSuperClasses(), llvm_unreachable, llvm::Hexagon::ps_sub_hi, and llvm::Hexagon::ps_sub_lo.

◆ getPointerRegClass()

const TargetRegisterClass * HexagonRegisterInfo::getPointerRegClass ( const MachineFunction &  MF,
unsigned  Kind = 0 
) const
override

Definition at line 339 of file HexagonRegisterInfo.cpp.

◆ getRARegister()

unsigned HexagonRegisterInfo::getRARegister ( ) const

Definition at line 285 of file HexagonRegisterInfo.cpp.

Referenced by llvm::HexagonTargetLowering::LowerINLINEASM(), and llvm::HexagonTargetLowering::LowerRETURNADDR().

◆ getReservedRegs()

BitVector HexagonRegisterInfo::getReservedRegs ( const MachineFunction &  MF) const
override

Definition at line 131 of file HexagonRegisterInfo.cpp.

References llvm::BitVector::find_first(), llvm::BitVector::find_next(), llvm::MachineFunction::getSubtarget(), llvm::HexagonSubtarget::hasReservedR19(), and llvm::BitVector::set().

◆ getStackRegister()

unsigned HexagonRegisterInfo::getStackRegister ( ) const

Definition at line 304 of file HexagonRegisterInfo.cpp.

Referenced by llvm::HexagonInstrInfo::getDuplexCandidateGroup(), getFrameRegister(), and llvm::HexagonTargetLowering::LowerCall().

◆ isEHReturnCalleeSaveReg()

bool HexagonRegisterInfo::isEHReturnCalleeSaveReg ( unsigned  Reg) const

Definition at line 50 of file HexagonRegisterInfo.cpp.

References R2.

Referenced by llvm::HexagonFrameLowering::getFrameIndexReference().

◆ requiresFrameIndexScavenging()

bool llvm::HexagonRegisterInfo::requiresFrameIndexScavenging ( const MachineFunction &  MF) const
inlineoverride

Returns true.

Spill code for predicate registers might need an extra register.

Definition at line 53 of file HexagonRegisterInfo.h.

◆ requiresRegisterScavenging()

bool llvm::HexagonRegisterInfo::requiresRegisterScavenging ( const MachineFunction &  MF) const
inlineoverride

Returns true since we may need scavenging for a temporary register when generating hardware loop instructions.

Definition at line 47 of file HexagonRegisterInfo.h.

◆ shouldCoalesce()

bool HexagonRegisterInfo::shouldCoalesce ( MachineInstr *  MI,
const TargetRegisterClass *  SrcRC,
unsigned  SubReg,
const TargetRegisterClass *  DstRC,
unsigned  DstSubReg,
const TargetRegisterClass *  NewRC,
LiveIntervals &  LIS 
) const
override

Definition at line 236 of file HexagonRegisterInfo.cpp.

References llvm::any_of(), E, llvm::TargetRegisterClass::getID(), llvm::SlotIndexes::getInstructionFromIndex(), llvm::LiveIntervals::getInterval(), llvm::MachineInstr::getOperand(), llvm::MachineBasicBlock::getParent(), llvm::MachineInstr::getParent(), llvm::MachineOperand::getReg(), llvm::LiveIntervals::getSlotIndexes(), llvm::MachineFunction::getSubtarget(), I, llvm::MachineInstr::isCall(), and llvm::HexagonSubtarget::useHVXOps().

◆ trackLivenessAfterRegAlloc()

bool llvm::HexagonRegisterInfo::trackLivenessAfterRegAlloc ( const MachineFunction &  MF) const
inlineoverride

Definition at line 60 of file HexagonRegisterInfo.h.

References Kind, MI, Reg, and SubReg.

◆ useFPForScavengingIndex()

bool HexagonRegisterInfo::useFPForScavengingIndex ( const MachineFunction &  MF) const
override

Returns true if the frame pointer is valid.

Definition at line 333 of file HexagonRegisterInfo.cpp.

References llvm::MachineFunction::getSubtarget().

The documentation for this class was generated from the following files:
Generated on Sun Dec 20 2020 14:02:51 for LLVM by   doxygen 1.8.13